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CHAPTER 1. CURRENT SITUATION OF THE STUDIED PROBLEM 1
1 Current situation of the studied problem
Ray tracing [App68,Gla89] or ray casting is a method that finds intersections along an oriented
half-line (ray) with geometric primitives in a virtual scene. This basic visibility computation is
used in a core of many rendering algorithms to simulate the light distribution in a virtual envi-
ronment. The naive algorithm for ray tracing with O(N) complexity computes the intersections
with all primitives and finds the closest ray-geometric primitive intersections, if any. This can
be used efficiently only for a small number of primitives.
For larger scenes we need to restrict the number of computed intersections along the ray path.
This is achieved by various spatial data structures which allow different structuring of spatial
regions or objects of a scene. We have to pay the reduced number of computed intersections by
the time spent on building and traversing these spatial data structures. The efficiency of build
and traversal algorithms for these data structures along with their data layout is crucial for the
overall performance of the rendering algorithms.
1.1 Data structures
Ray tracing algorithms usually depend on spatial data structures that divide the scene into
smaller parts to speed up the search for intersected objects by a particular ray. The require-
ments on how these data structure are created and when depends on the application and the type
of the scene. It can be done as a preprocessing step or there may be need to update the data
structure continually as is the case for e.g. animated scenes.
A simple example of a spatial data structure is a uniform grid [FTI86], that divides the scene
non-adaptively into regular equally-sized voxels. Partitioning of the scene in this way is fast
(O(N) time complexity), but the search for objects to be intersected performs well only for
certain types of scenes, typically with uniformly distributes primitives. The most commonly
used spatial data structures are hierarchical structures which are essentially search trees.
Hierarchical spatial data structures can be divided into two major groups: space partitioning
that recursively divide space, creating a hierarchy of subspaces and object partitioning that
recursively divide objects, creating a hierarchy of volumes that are bounded to the objects that
are inside of them (see Figure 1.1).
Typical construction of a hierarchical spatial data structure starts with a root node that encom-
passes all objects in the scene and follows with these recursive steps:
• Evaluate terminating criteria (e.g. reaching a certain depth in the tree or a certain minimal
number of objects). If these are met, the current node is set as a leaf and the division in
this part is terminated.
• Compute splitting position(s) with a chosen splitting method.
• Distribute geometry among children (not necessarily two) depending on the split.
• Repeat with all children.
2 CHAPTER 1. CURRENT SITUATION OF THE STUDIED PROBLEM
Space partitioning Object partitioning
Figure 1.1: Space and object partitioning. Dashed line signifies the first division, dotted line
second division. Note that in space partitioning structures objects may overlap splitting planes
and in object partitioning structures bounding volumes may overlap each other.
The splitting method has a big influence on the quality of the spatial data structure as a whole.
Two splitting approaches listed here are described in their general form, as their particular im-
plementation in different data structures may vary. The simplest splitting method is the median
i.e. one will split space/objects in the middle of the respective space range. This is definitely
the fastest method but will usually create a tree with low performance.
Currently the most used approach to determine a splitting plane is the Surface area heuris-
tic (SAH) [GS87], elaborated in [Hav00] and more recently described e.g. by Wald and
Havran [WH06]. SAH computes the splitting position according to the equation:
C = KT +KI(
SA(VL)
SA(V ) |L|+
SA(VR)
SA(V ) |R|),
where SA(X) is a surface area of X , VL is the left child node, VR is the right child node, V is the
parent node, |L| is the number of geometric primitives to the left of the splitting plane, |R| is the
number of geometric primitives to the right of the splitting plane, KT is the cost of one traversal
step and KI is the cost of intersecting a triangle.
The cost function has to be computed for every change of the number of geometric primitives
along the split axis, thus one has to compute SAH for every left and right boundary of a ge-
ometric primitive on each coordinate axis. It is a local greedy heuristic, but works well in
practice. SAH also provides a terminating criterion. The splitting is terminated when the cost
of intersecting triangles is lower than the cost of splitting.
Space partitioning
Space partitioning data structures divide space into disjoint subspaces usually defined by split
planes. A disadvantage of this approach is that geometric primitives are usually referenced
more than once, as it is quite common for them to straddle the split plane, thus belonging to
more than one node.
The most common space partitioning data structure used in ray tracing is a kd-tree. It is a special
case of a binary space partitioning tree, recursively partitioning space with splitting planes that
are perpendicular to the axes of the coordinate system. Every interior node of this tree has a
split value and a split axis, which together define a splitting plane. Half-spaces on each side
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of the plane belong to the left and the right child of the original node and geometric primitives
from the node are redistributed among its children. Those overlapping the split plane are copied
into both of them.
Kd-trees were first used in ray tracing by Kaplan [Kap85] and in-depth elaborated by Havran [Hav00].
Wald and Havran [WH06] summarized techniques for kd-tree construction and have shown an
optimal algorithm for it and Hapala and Havran [HH11] have summarized kd-tree traversal
algorithms.
Object partitioning
Object partitioning data structure divides geometric primitives into disjoint subsets. The most
common object partitioning data structure is a bounding volume hierarchy (BVH), a tree where
each of its nodes is represented by a bounding volume that is the union of the bounding volumes
of its children. A bounding volume of a leaf node then encompasses all objects in the leaf.
Memory requirements for a BVH can be easily pre-computed, since there are no duplicated
geometric primitives in leaves as is the case for e.g. a kd-tree. The disadvantage is that a BVH
traversal algorithm must check all children along the ray path, since the nodes might spatially
overlap. However, if a ray has already found an intersection during traversal it may use this
information to skip traversing some nodes.
Usage of BVHs in ray tracing dates to Rubin and Whitted [RW80]. Kay and Kajiya [KK86]
used the spatial median to construct a BVH, while Goldsmith and Salmon [GS87] proposed the
aforementioned SAH in the context of insertion based BVH build algorithms. We are not aware
of a recent survey about the usage of BVHs for ray tracing, but e.g. Bittner et al. [BHH15]
summarized all state-of-the-art BVH algorithms.
1.2 Hardware acceleration
The orientation of this research is towards efficient data structures and related algorithms for
ray tracing with regard also to hardware architectures, that are able to accelerate ray tracing
by means of data level parallelism e.g. single instruction multiple data (SIMD) instructions,
multi-threaded parallel execution or even with a completely specialized ray tracing units. This
section will shortly summarize the major hardware architectures related to ray tracing.
In 2002 Schmittler et al. [SWS02] presented the SaarCOR, providing a VLSI design and an im-
plementation of a ray tracing chip on a FPGA. It was split into scalable shading and ray tracing
core units and a memory management module. As a spatial data structure SaarCOR used a kd-
tree. The tree is split based on an estimation of the cost of traversal operations versus intersec-
tion operations in the hardware. SaarCOR provided ray tracing and simple non-programmable
shading on static scenes, but the algorithm to build a kd-tree was not implemented in hardware.
Woop et al. [WSS05] progressed the usage of specialized hardware for ray tracing even further
in 2005 with a fully shader programmable chip, the Ray Processing Unit (RPU). At that point
rendering a complex scene in high resolution still required a cluster of CPUs and the expec-
tations of Woop et al. were that widespread use of multi-core CPUs was still 5 to 10 years
4 CHAPTER 1. CURRENT SITUATION OF THE STUDIED PROBLEM
away. Graphic processing units (GPUs) already had a similar hardware architecture, but their
programming model was rather simple. RPU used traversal processing units to traverse chunks
of rays through a kd-tree, exploiting coherency to alleviate memory access costs with a shared
so-called mailboxed list processing unit acting like a cache. Shader processing units were used
for geometry intersection and programmable shading computations.
In the same year Thrane and Simonsen [TS05] compared several algorithmic techniques used
to map ray tracing to a GPU. These methods used fragment and shader programs and in a way
supported the notion that GPUs are currently unsuitable for a fast ray tracing implementation as
compared to custom hardware. They used textures to pass different pre-computed spatial data
structures to the GPU, on which they ran traversal programs using the fragment processor.
Figure 1.2: IBM Cell consists of eight SPEs with 256kB of local memory that communicate
with main memory and the PPE through the Element Interconnect Bus (EIB).
Also in 2005 Sony, Toshiba and IBM released the IBM Cell Broadband Engine. It is a micro-
processor designed for computationally intensive, mainly multimedia, tasks. Cell consists of
one PPE (Power Processor Element), a Power architecture based processor, and eight Syner-
gistic Processor Elements (SPEs) (see Figure 1.2). SPE is a RISC processor with most of its
instructions being 128-bit wide SIMD. The PPE is intended as a work distributor with SPEs as
worker units.
Cell’s primary usage was in a gaming console, the Sony Playstation 3, but in the fall of 2006
IBM released the QS20 blade module as a computational unit. IBM supported ray tracing
oriented research which resulted in the iRT by Minor et al. [MNM06], but the seminal work
towards a Cell ray tracer was published by Benthin et al. [BWSF06]. Their heavily optimized
implementation achieved traversal performance on a single SPU on par with x86 processors of
that time.
In 2006 Nvidia released a general purpose GPU (GPGPU) computing platform known as CUDA
(not an acronym, named after the Plymouth Barracuda). CUDA extends C/C++ and Fortran to
give the developer access to the many-core computing capability of an Nvidia GPU multipro-
cessors and its memory. The basic element of a CUDA computation is a kernel, a function
that is executed by each GPU thread where the number of concurrent threads depends on the
hardware and runs in tens of thousands. The threads are, however, light-weight as compared to
their CPU counterparts and their capabilities are limited.
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A ray tracing traversal framework on the first CUDA capable Tesla GPU architecture was pub-
lished in 2009 by Aila et al. [AL09]. Later they have added support for Fermi and Kepler
architectures [ALK12]. Aila et al. proposed a number of algorithmic improvements to maxi-
mize GPU utilization and the implementation was able to cast over 100 million primary rays
per second on Tesla and almost half a billion primary rays on Kepler. In 2010 Nvidia OptiX,
a general programmable CUDA ray tracing framework that parallelize both building of spatial
data structures and their traversal, was presented by Parker et al. [PBD+10].
We also have to mention general purpose architectures, such as the most common x86. These
are utilized for high performance ray tracing mainly with explicit or implicit usage of SIMD
instruction sets. First effort in this direction was the MMX instruction set, followed by SSE
and later AVX sets. A current example of a ray tracer using all these features is the Em-
bree [WWB+14], a collection of ray tracing kernels developed by Intel. It is not a complete
rendering system, but rather a highly optimized implementation of ray tracing algorithms based
on a BVH for different combination of instruction set extensions.
2 Aims of the doctoral thesis
Although ray tracing has been known for over four decades, it is still considered relatively slow
to be massively used in interactive applications, particularly for animated scenes. Real-time
rendering has traditionally been the domain of rasterization but with the rise of computational
power and development of new parallel processing architectures, e.g. modern GPUs, ray tracing
based methods are becoming viable alternatives and even provide ready access to computation
of complex global illumination effects that are difficult or impossible to produce with rasteriza-
tion based renderers.
The focus of the doctoral thesis is the development of new or improving on existing spatial data
structures and associated algorithms for ray tracing to be used for efficient rendering of complex
3-dimensional virtual scenes.The applicability of this research is in all fields that are related to
computer-generated imagery (CGI), but also others, such as lighting design or collision detec-
tion.
3 Working methods
First and foremost, the doctoral thesis is submitted as a collection of already published texts
authored not only by the submitter. It contains published contributions in the form of journal
and/or conference papers and the papers are also referenced where applicable. This chapter will
summarize the content of each paper.
Review: Kd-tree Traversal Algorithms for Ray Tracing
In [HH11] we review the traversal algorithms for kd-trees for ray tracing. First we briefly in-
troduce build algorithms and then continue with the description of basic traversal algorithms
published prior to the year 2000: a sequential algorithm, a stack-based algorithm and those
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based on neighbour-links. These have different limitations, which led to several new develop-
ments. We describe algorithms exploiting ray coherence and algorithms designed with specific
hardware architecture limitations such as memory latency in mind. Memory consumption is
taken into account with the description of different memory layouts of nodes (see Figure 3.1)
and sub-trees. We also discuss the issue of robustness of traversal algorithms. A summary ta-
ble of all traversal algorithms with their memory requirements is included to help with design
choices.
left (4B) right (4B) split (4B)
plane/leaf (2b)
address: 0x........ right (30b) split (4B)
plane/leaf (2b)
address: 0x......00
2
1
0
4
3
0 21 43
right child pointers
(a) (b)
Figure 3.1: Memory layout of a (a) kd-tree node for basic layout using 13 Bytes and (b)
memory aligned and condensed layout with an implicit left child pointer reduced to 8 Bytes to
a node with an example of a simple tree.
Efficient Stack-less BVH Traversal for Ray Tracing
In [HDW+11] we propose a new, completely iterative traversal algorithm for ray tracing bound-
ing volume hierarchies that is based on storing a parent pointer with each node, and on using
simple state logic to infer which node to traverse next. This logic is based on three states which
depend on how was the current node reached during the traversal, i.e. coming from its child,
its sibling or its parent node (see Figure 3.2). Though our traversal algorithm does re-visit in-
ternal nodes, it intersects each visited interior node only once, and in general performs exactly
the same ray-box tests and ray-primitive intersection tests, and in exactly the same order, as a
traditional stack-based traversal algorithm. The chapter includes a listing with commentary of
the algorithm in pseudo-code.
We also show a listing that formed a base of our implementation in CUDA, where we condensed
and reordered the algorithm for efficiency reasons so as to have less diverging warps. Results
were measured on an integration with the freely available Aila et al. CUDA ray tracer [AL09,
KAL09]. The proposed algorithm can be used for computer architectures that need to minimize
the use of local memory for processing rays or those that need to minimize the data transport
such as distributed multi-CPU architectures.
When It Makes Sense to Use Uniform Grids for Ray Tracing
In [HKH11] we describe a hybrid algorithm that improves on performance by using a two-step
approach. The algorithm uses a calibration phase requiring a set of scenes of different properties
such as the number of geometric primitives or their spatial distribution. During this phase we
measure the implementation efficiency constants of the building of the data structures and their
traversal algorithms.
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Figure 3.2: Traversal states: 1. from child, 2. from sibling and 3. from parent. C is the
current node, P is parent of C, N and F signify near and far nodes with regard to the current
ray. Dotted lines show the traversal we have taken into the current node whereas thick lines
show next traversal step. Doubled rings signify where a ray-box test is needed to decide where
to traverse next.
For an unknown scene to be ray traced we build a uniform grid and test its performance by
sampling a small set of representative rays. Second, using an estimate on the number of rays
to be queried we either continue using the grid or build a hierarchical data structure instead.
Commonly used data structures have a rather high build time while building a uniform grid can
be done much faster. This way we select a more efficient data structure given a particular imple-
mentation of the algorithms which yields with high probability an overall smaller computation
time.
We evaluated the properties of this method for a set of 28 scenes. The computation was repeated
5000 times for combinations of n random scenes for calibration and 28 minus n scenes for
estimation. For random rays the estimate was about 25 percent more optimistic about the quality
of the uniform grid, i.e. the error of the estimate was about 25 percent (see Figure 3.3).
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Figure 3.3: Uniform grid quality estimate error based on a small set of random rays. Red line
is the average of estimate errors. Blue line is the average of absolute values of these errors.
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Fast Insertion-Based Optimization of Bounding Volume Hierarchies
In [BHH13] we present an algorithm for fast optimization of bounding volume hierarchies
(BVH) for efficient ray tracing. We perform selective updates of the hierarchy driven by the
cost model derived from the surface area heuristic. In each step the algorithm updates a fraction
of the hierarchy in order to minimize the overall hierarchy cost. Nodes to be updated can be
chosen randomly or based on an inefficiency metric. We discuss three types of such metrics
and their correlation with the final cost of the tree and the number of updates required to reach
this number. The updates themselves are then realized by simple operations on the tree nodes:
removal, search, and insertion. For each updated node we remove both its children from the
tree, find a position with lower overall cost for each and then reinsert them (see Figure 3.4).
!
Figure 3.4: . Removal of inefficient nodes from the tree and re-insertion of their children to
positions that decrease the overall cost of the tree.
Our method can quickly reduce the cost of the hierarchy constructed by the traditional tech-
niques such as the surface area heuristic. We evaluate the properties of the proposed method
on fourteen test scenes of different complexity including individual objects and architectural
scenes. We also compare our algorithm to tree rotation methods based on hill climbing and
simulated annealing as a state of the art at the time. The results show that our method can
improve a BVH initially constructed with the surface area heuristic by up to 27% and a BVH
constructed with the spatial median split by up to 88%.
Massively Parallel Hierarchical Scene Processing with Applications in Rendering
In [VBHH13] we present a method for massively parallel hierarchical scene processing on the
GPU based on a sequential decomposition of a given hierarchical algorithm into small func-
tional blocks. The computation is fully managed by the GPU using a specialized task pool
which facilitates synchronization and communication of processing units, in this case persistent
CUDA warps (see [AL09]. We try to maximize the GPU utilization by using as many threads
as possible for a given task and also by computing tasks in different phases of the algorithm
at the same time. We present two applications of the proposed approach: construction of the
bounding volume hierarchies and collision detection based on divide-and-conquer ray tracing
(see Figure 3.5).
We have compared our method to the HLVBH by Garanzha et al. [GPM11] with different
settings. The results indicate that using our approach we achieve high utilization of the GPU
even for complex hierarchical problems which pose a challenge for massive parallelization.
CHAPTER 4. RESULTS 9
rays
tria
ng
les
left rightstraddling
lef
t
rig
ht
str
ad
dlin
g
Figure 3.5: Matrix representing a subdivision of the task into its child tasks for divide-and-
conquer ray tracing.
Incremental BVH Construction for Ray Tracing
In [BHH15] we propose a new method for incremental construction of Bounding Volume Hi-
erarchies (BVH). This method has at its core an insertion algorithm published in [BHH13],
but instead of just optimizing an already built BVH we rather create a new one from scratch.
We use insertions to incrementally build the BVH interleaving it with global updates of the tree
(see 3.6). Despite the belief that the incremental construction of BVH is inefficient we show that
our method incrementally constructs a BVH with quality comparable to the best SAH builders.
We illustrate the versatility of the proposed method using a flexible parallelization scheme that
opens new possibilities for combining different BVH construction heuristics.
insertions updates
time
...... ... insertions
Figure 3.6: The incremental insertion of nodes is searching for the best position of inserted
nodes, however the overall structure of the tree might get imbalanced. This is corrected by
BVH updates, which aim to globally optimize the current tree.
Since our method is able to insert additional geometry without loss of performance we demon-
strate the usage of the method in a proof-of-concept application for real-time preview of data
streamed over the network. We also show different approaches to selecting relevant triangles to
be sent according to a current camera view. The client application uses CPU to construct the
BVH and CUDA based GPU ray tracer to render the image. We also report results of our build
algorithm for four different settings compared to a BVH constructed with a high-quality SAH
builder and a BVH built with spatial median splits.
4 Results
In this chapter we will summarize the results of the papers included in the doctoral thesis and
discuss their impact on the ray tracing research.
In [HH11] we have summarized the traversal algorithms for kd-trees used in ray tracing. We
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have described several basic traversal algorithms and also newer developments motivated by
specific hardware issues such as lack of caches, the memory latency, and the penalty for per-
forming branches. We have shown that the traversal algorithms can be interconnected to the
kd-tree build algorithm as specific data may be needed to be precomputed and stored in the
kd-tree representation. We have also discussed the memory layouts for this representation that
can be optimized in particular for larger data sets or when limited by memory of a specific hard-
ware. Finally, we have described several approaches for ray tracing of many rays at once and
how the coherence of such rays can be exploited for better performance.
This paper was one of the most accessed on the Computer Graphics Forum website during
2011 [Joh12] and it was also cited as a survey article for kd-trees in a number of publications.
The context of these publications was not only computer graphics [CCI13] [Mknd12] [WGD14]
[YL14] [XCHZ13], but also artificial intelligence [CS13] or nuclear energy [CSZ+15].
In [HDW+11] we have presented a traversal algorithm for bounding volume hierarchies that
does not need a stack and hence minimizes the memory needed for a ray. It is based on a
three-state logic and keeping a parent link for all nodes. The proposed algorithm can be used
efficiently in approaches where we process many rays in parallel. In these cases we need to
minimize the memory usage for individual rays either locally or for data transfer among pro-
cessing units. The algorithm also does only the necessary minimum of ray-box intersections, as
would a stack-based algorithm do.
We have shown the results for implementations in CUDA for Tesla and Fermi architecture
as the most commonly accessible highly parallel architectures at the time. We show that for
these GPU architectures the traversal algorithm with local stack is more efficient than stack-less
algorithm that needs twice as many traversal steps. Even though employing a stack demands
frequent access to memory, modern GPUs can run thousands of threads at once and effectively
hide memory latencies.
There are, however, hardware architectures or applications where having minimal memory per
ray is paramount. These are e.g. special hardware units, memory distributed CPU/GPU ar-
chitectures designed for tracing rays or ray-reordering traversal schemes and the usefulness of
our algorithm on such an architecture was shown in FlexRender by Somers and Wood [SW13].
They have used an extension of our algorithm for a distributed rendering architecture used on
commodity hardware. Their system balances load by suspending traversal on one computation
node and resuming it at another. Our stackless approach helped them to minimize the amount
of data required for a complete ray traversal state that needs to be transferred.
Kopta et al. [KSS+13, KSS+14] cited this paper in the context of special hardware that focuses
on optimizing memory and energy consumption. Kim et al. [KJN14] used R-trees for range
queries in large datasets on GPUs. Since R-trees are similar to BVHs the memory optimization
ideas in our paper were applicable too. Gribble et al. [GFE+12] implemented a path tracer
using OpenCL for their ray tracing visualization toolkit and our stackless traversal improved
their performance. The paper was also referenced as a related work by Wu et al. [WDZ13],
Garcı´a et al. [GJK13] and Liu et al. [LCD15].
In [HKH11] we have proposed an algorithm that combines a uniform grid and a hierarchical data
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structure for ray tracing so that it takes advantage of both types. Based on the scene properties
and a small number of rays computed using the grid we decide either to continue ray tracing
with the grid or to build a hierarchical data structure such as a kd-tree. To our best knowledge
we presented the first algorithm that decides when it is advantageous to use uniform grids in
dependence on the number of rays to be shot.
We have shown that the use of uniform grids is relatively limited for standard scenes with the
exception of scenes with a special distribution of geometric primitives in space. But our results
also show that the number of rays when it does not pay off to build a hierarchical structure can
be significant. The paper was cited by Wu et al. [WYB13] as a related work.
In [BHH13] we proposed an algorithm for building a high quality BVH by incrementally updat-
ing a tree initially constructed by a top down method with surface area heuristic. The method
is based on performing selective updates of the BVH by identifying inefficient nodes and rein-
serting them back in positions that will lower the total BVH cost. The updates are prioritized
and thus the algorithm can be tuned to give preference to the update time or the quality of the
hierarchy. The tree is also compacted with removal of sub-trees whose SAH cost is larger than
a simple leaf node with all triangles in such a sub-tree. We have shown that for complex scenes
our method achieves very good cost reduction in much shorter time than previous methods.
Gu et al. [GHFB13] referenced the BVH compaction optimization as similar to, and perhaps
and idea for, their sub-tree flattening. The core algorithm was compared to other state-of-
the-art methods by Aila et al. [AKL13]. Their results confirmed that our method constructs
high-quality trees when compared by SAH costs and also to their new end-point overlap metric.
However, mediocre results were achieved for a second newly proposed leaf count variability
metric and why this happened is a matter of future work.
In [VBHH13] we have proposed a novel method for massively parallel processing in the con-
text of hierarchical algorithms dealing with 3D geometrical data. Our method runs entirely on
the GPU and requires no management of the computation from the CPU side. We propose a
methodology of subdividing a given hierarchical algorithm into tasks, phases, steps, and work
chunks in order to map the algorithm to the parallel framework. We show two applications of
our method: construction of the BVH and divide-and-conquer ray tracing on the GPU. We eval-
uated two proof of concept applications, which indicate that our approach has a good potential
for massive parallelization of complex hierarchical problems. This paper was referenced as a
related work by Leyre et al. [LRA+14] in Optics Express journal.
In [BHH15] we have proposed an incremental BVH construction algorithm, which builds a
BVH with better or comparable quality to the traditional SAH based top-down BVH construc-
tion methods. We have implemented a sequential and a parallel version of this algorithm,
achieving construction speeds of 0.8 and 2.9 million triangles per second respectively. This
makes the proposed method significantly faster compared with the reference implementation of
the precise top-down SAH build.
We have shown a possible application of the method for real-time ray tracing of scenes which
are streamed over a network with a proof-of-concept client-server application. This application
uses GPU ray tracing, while the networking layer and the incremental BVH construction is
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implemented on the CPU. We have used several simple prioritization schemes allowing for fast
previewing of large data sets even in the case of a low network bandwidth. This paper was
published quite recently and there were no known references at the time of the publication of
this thesis statement.
5 Conclusion
In conclusion, the papers presented in the doctoral thesis improved upon the performance of
build and traversal algorithms for ray tracing data structures either directly by contributing a
novel approach or indirectly as a survey. These papers were referenced in a number of publica-
tions in and also outside of the realm of computer graphics.
According to the citations we believe that ideas and techniques presented in the doctoral thesis
will have applications in different scientific fields where ray tracing is used and they shall further
the research about ray tracing itself.
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8 Summary
Current trends in computer graphics used in film or video games industry lead to an increasing
demand for methods than can deliver interactive high quality image synthesis with global illu-
mination effects. Many of these algorithms use in their core a simple visibility computation,
ray tracing, that computes intersections with primitives in a virtual scene along an oriented half-
line. This thesis focuses on improving data structures and algorithms used in ray tracing. It also
takes into consideration specialized hardware, such as graphics processing units, which can be
used to increase rendering performance thanks to its parallel design.
This thesis is submitted as a collection of papers published in various journals by a group of
authors including the submitter in the period of 2011 to 2015. We thoroughly review algorithms
for traversing a kd-tree, a hierarchical data structure, with a focus on algorithms implemented
on a specialized hardware. We also propose five novel algorithms: an iterative bounding vol-
ume hierarchy traversal that can traverse the tree structure without the use of a stack, a hybrid
algorithm that combines the use of two different spatial data structures, a new method for in-
cremental construction of bounding volume hierarchies, a method for massively parallel hierar-
chical scene processing on the GPU and, finally, an algorithm for fast optimization of bounding
volume hierarchies based on selective updates.
Soucˇasne´ trendy v pocˇı´tacˇove´ grafice pouzˇı´vane´ ve filmove´ produkci nebo videohernı´m pru˚myslu
vedou ke zvy´sˇene´mu za´jmu o metody, ktere´ doka´zˇou prˇine´st interaktivnı´ synte´zu obrazu s
efekty globa´lnı´ho osveˇtlenı´. Mnoho z teˇchto algoritmu˚ ve sve´m ja´dru pouzˇı´va´ jednoduchy´
vy´pocˇet viditelnost, tzv. sledova´nı´ paprsku, ktery´ spocˇı´ta´ pru˚secˇı´ky mezi primitivy ve virtua´lnı´
sce´neˇ a poloprˇı´mkou. Tato doktorska´ pra´ce se soustrˇedı´ na zlepsˇenı´ datovy´ch struktur a al-
goritmu˚ pouzˇı´vany´ch pra´veˇ pro metodu sledova´nı´ paprsku. Bere do u´vahy i specializovany´
hardware, jako naprˇı´klad graficke´ procesory, ktery´ se dı´ky sve´mu paralelnı´mu na´vrhu da´ pouzˇı´t
pro zrychlenı´ vykreslova´nı´ sce´ny touto metodou.
Tato doktorska´ pra´ce je prˇedlozˇena jako soubor jizˇ zverˇejneˇny´ch cˇla´nku skupinou autoru˚ vcˇetneˇ
doktoranda v rozmezı´ let 2011 azˇ 2015. Nejdrˇı´ve du˚kladneˇ zmapujeme algoritmy pro traver-
zova´nı´ kd-stromu se zameˇrˇenı´m na algoritmy implementovane´ na specializovane´m hardware
a da´le navrhneme peˇt novy´ch algoritmu˚: iterativnı´ traverzaci hierarchie oba´lek bez pouzˇitı´
za´sobnı´ku, hybridnı´ algoritmus, ktery´ kombinuje pouzˇı´tı´ dvou ru˚zny´ch prostorovy´ch datovy´ch
struktur, novou metodu pro inkrementa´lnı´ stavbu hierarchie oba´lek, metodu pro masivneˇ par-
alelnı´ zpracova´nı´ sce´ny na graficke´ karteˇ a algoritmus pro rychlou optimalizaci hierarchie
oba´lek pomocı´ selektivnı´ aktualizace.
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